

Figure 1






Figure 2

P-Cell Schematic and Graphical Representation

## Symbol Function





Symbol Placement in Schematic Design

## Schematic Representation of Hierarchical Circuit




Figure 5




Figure 6

Figure 7






Figure 8



## Graphical Representation of Hierarchical Design



## Figure 10





Figure 11



Symbol for D-C trigger clamp

Figure 12





Figure 13



Symbol representation Variations of styles – for type of ESD element

Figure 14




Figure 15





Figure 16




Schematic generator (Method 2)

1714

Figure 17

Graphical Design







Figure 18






Figure 20








Figure 21










ESD Interconnect P-Cell: Ballasting Feature in P-Cell to provide Current Uniformity



metal in P-Cell for ESD robustness ESD Interconnect P-Cell: Cheesing Feature widening of




Figure 28




Figure 29




Figure 30b